

WAFER-LEVEL ASSEMBLY METHOD FOR CHIP-SIZE DEVICES  
HAVING FLIPPED CHIPS

5 FIELD OF THE INVENTION

The present invention is related in general to the field of electronic systems and semiconductor devices and more specifically to a wafer-level assembly method for 10 chip-size, leadless devices having chips flip-assembled without bumps.

DESCRIPTION OF THE RELATED ART

15 The fabrication of semiconductor devices is commonly based on assembly and packaging of individual semiconductor chips. One type of such assembly is the flip-chip technology, which uses either solder bumps (often referred to as solder balls) or gold bumps to attach the chip to a 20 substrate, or to attach a package device to an external part.

There are several issues with the bumped flip-chip approach. First, the technology is expensive compared to conventional wire bonding assembly. The typical solder 25 bumping process is very equipment intensive, resulting in a large capital cost. The application of pre-fabricated solder balls and the evaporation, plating, or screening of solder material are environmentally unfriendly in that they make use of excess of solder, often containing lead. Both 30 processing and clean-up costs are high in these operations.

Second, the manufacturing of flip-chip assembly can have a long cycle time. Typically, reflows which are

carried out in infrared or forced convection ovens have cycle times of 5 minutes or longer. These furnaces are usually very long ( $> 3$  m) and massive structures, occupying much space on the assembly floor. Moving parts in such 5 furnaces are a significant source of particulate contamination.

Third, several metallurgical solder fillets contain brittle compounds and are thus at risk of bond failures. An example is tin-containing solder reacting with gold 10 bumps. Generally, interconnections based on bumps are prone to fatigue and to develop microcracks, when exposed to thermo-mechanical stress in temperature cycle tests and device operation. As a remedy following the solder reflow 15 step, flipped chips often use a polymeric underfill between the chip and the interposer or board to alleviate mechanical stress caused by the mismatch in the coefficients of thermal expansion (CTE) between the semiconductor chip, the interposer, if any, and the board. Some reliability problems occur due to the stress caused by 20 the underfill process itself.

Another problem is caused by the ongoing trend to shrink the size of current packaging architectures. This shrinkage affects the board area consumed by the package, as well as the height needed by assembled devices. 25 Obviously, tall interconnection bumps, which are favored for stress tolerance, are inimical to shrinking the height contour of assembled parts; further, removing the heat during device operation is aggravated by small package sizes and/or the lack of good heat conductors.

## SUMMARY OF THE INVENTION

A need thus exists for an assembly and packaging strategy to create a low-cost flip-chip technology, 5 preferably without solder or gold bumps, resulting in devices of small area and height contours combined with good thermal dissipation capabilities. Preferably this strategy should be flexible enough to be applied to wafer-scale assembly, potentially in the clean room facilities of 10 the wafer fab itself, and true chip-size packages.

One embodiment of the invention is a method for assembling a whole wafer with a plurality of device units having metal contact pads. Each contact pad has a patterned barrier metal layer and a metal stud (preferably 15 copper or nickel) with an outer surface suitable to form metallurgical bonds without melting are on each pad. A leadframe suitable for the whole wafer is provided, which has a plurality of segments groups, each group suitable for one device unit; each segment has first and second ends 20 covered by solderable metal. A predetermined amount of solder paste is placed on each of the first segment ends. The leadframe is then aligned with the wafer so that each of the paste-covered segment ends is aligned with the corresponding metal stud of the respective device unit. 25 The leadframe is connected to the wafer and the whole wafer is encapsulated so that the device units and the first segment ends are covered, while the second segment ends remain exposed. The encapsulated wafer is separated into individual device units, resulting in a plurality of chip- 30 size devices.

The method includes the assembly of extra-thin silicon wafers, a welcome contribution for fabricating low-

height chip-size devices. Further, the method may comprise the attachment of a heat spreading metal sheet to the wafer surface opposite the active surface. This step is performed prior to the step of encapsulation.

5 Another embodiment of the invention is a method for assembling a semiconductor device by providing a chip, which has an active surface protected by an overcoat with a plurality of windows to expose the metal contact pads. On each pad are a patterned barrier layer and a metal stud  
10 with an outer surface suitable to form metallurgical bonds without melting. In addition, a leadframe with a plurality of segments is provided, each segment having first and second ends covered by solderable metal. A predetermined amount of solder paste is placed on each of the first  
15 segment ends; the leadframe is then aligned with the chip so that each of the paste-covered segment ends is aligned with the corresponding chip metal stud. The chip is then connected to the leadframe by contacting the metal studs and the first segment ends and reflowing the solder paste.  
20 Finally, chip and first segment ends are encapsulated by a molding compound, while leaving the second segment ends are left exposed.

Another embodiment of the invention is a semiconductor device comprising a semiconductor chip having an active surface protected by an overcoat, which has a plurality of windows exposing the metal contact pads. A patterned barrier layer is on the pad metal in the windows and on those portions of the overcoat, which surround the perimeter of the windows. The chip has a plurality of  
25 patterned metal studs, one stud each on a barrier layer and each stud having an outer surface suitable to form metallurgical bonds without melting. The device has  
30

further a plurality of leadframe segments, which have first and second ends. The first end of each segment is connected to one of the studs on the contact pads, respectively. Chip and leadframe segments are encapsulated 5 by a molding compound except for the second end of each segment, which remains exposed.

The metal contact pads may comprise either aluminum, or copper, or an alloy thereof; the stud metal may comprise either copper or nickel. The segment-to-stud connection is 10 provided by reflowable metal, which preferably comprises a mixture of flux and one or more of the metals tin, indium, bismuth, silver, and lead. The paste smoothes any uneven surface contour of the patterned stud.

It is a technical advantage of the present invention 15 that a wide variety of materials and techniques can be employed for the proposed metallization and assembly steps.

Other technical advantages of the present invention include a reduction of manufacturing cost, a lead-free assembly solution, improved thermal performance of the 20 package, and improved reliability of the device.

The technical advances represented by the invention, as well as the aspects thereof, will become apparent from the following description of the preferred embodiments of the invention, when considered in conjunction with the 25 accompanying drawings and the novel features set forth in the appended claims.

## BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows an embodiment of the invention; a schematic cross section illustrates a semiconductor wafer 5 assembled on a leadframe by a flip-chip method without bumps, encapsulated, and awaiting singulation into chip-size devices.

FIG. 2 shows another embodiment of the invention; a schematic cross section illustrates a semiconductor wafer 10 assembled on a leadframe by a flip-chip method without bumps, with a heat spreader attached, encapsulated, and awaiting singulation into chip-size devices.

FIG. 3 is a block diagram of the wafer assembly, packaging and singulation process flow according to the 15 invention.

FIG. 4 is a block diagram of the device assembly and packaging process flow according to another embodiment of the invention.

FIG. 5A is a schematic cross section of an IC 20 contact pad having under-bump metallization and a solder ball, flip-chip attached to a substrate, according to known technology.

FIG. 5B is a schematic cross section of an IC 25 contact pad having a gold bump, flip-chip attached to a substrate, according to known technology.

FIG. 6 is a schematic cross section of an embodiment 30 of the invention, showing a portion of a semiconductor device with a contact pad having an added metal stud with an outer layer surface suitable to form metallurgical bonds without melting, attached to a leadframe segment.

FIG. 7 is a schematic cross section of another embodiment of the invention, showing a semiconductor chip

with contact pads having an added metal stud, solder-paste attached to a leadframe and encapsulated in a molding compound.

Fig. 8 is a schematic cross section of another  
5 embodiment of the invention, showing a semiconductor chip  
with contact pads having an added metal stud, solder-paste  
attached to a leadframe, the chip with a heat spreader  
attached, the unit encapsulated in a molding compound.

10

15

20

25

30

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention is related to U.S. Patent Applications # 10/001,302, filed on 11-01-01 (Zuniga-Ortiz et al., "Bumpless Wafer Scale Device and Board Assembly"); # 10/057,138, filed on 01-25-02 (Zuniga-Ortiz et al., "Flip-Chip without Bumps and Polymer for Board Assembly"); # 10/678,709, filed on 10-03-03 (Bojkov et al., "Sealing and Protecting Integrated Circuit Bonding Pads"); and # 10/689,386, filed on 10-20-03 (Bojkov et al., "Direct Bumping on Integrated Circuit Contacts Enabled by Metal-to-Insulator Adhesion").

The schematic cross section of FIG. 1 shows an embodiment of the invention. A semiconductor wafer 101 with an active surface 101a is assembled on a leadframe, which has a plurality of leadframe segments 102. The assembly is performed by means of attaching the plurality of contact studs 103 (more detail below) of the active wafer surface with solder paste 104. An encapsulation material (preferably a molding compound) 105 covers the passive wafer surface 101b as well as the active wafer surface 101a including the contact studs 103 and the first ends 102a of the leadframe segments. The second ends 102b of the leadframe segments remain exposed.

The encapsulated wafer is separated into individual device units, thereby creating a plurality of assembled, packaged semiconductor devices. The preferred method for wafer separation is a sawing technique, which is indicated in FIG. 1 by the dashed lines 110 of the paths taken by the rotating saw. Other options include laser cutting or high-pressure jets. The final semiconductor devices, generally designated 120 in FIG. 1, have chip-size configurations,

which is an advantage especially in products requiring components of small area and little space consumption.

The schematic cross section of FIG. 2 shows another embodiment of the invention. A semiconductor wafer 101 (parts analogous to FIG. 1 are marked by the same number) with an active surface 101a is assembled on a leadframe, which has a plurality of leadframe segments 102. The assembly is performed by means of attaching the plurality of contact studs 103 of the active wafer surface with solder paste 104. A metal sheet 201 is attached to the passive wafer surface 101b by attach material 202 (preferably silver-filled epoxy or polyimide). An encapsulation material (preferably a molding compound) 105 covers the active wafer surface 101a including the contact studs 103 and the first ends 102a of the leadframe segments. The second ends 102b of the leadframe segments remain exposed.

The encapsulated wafer is separated into individual device units, thereby creating a plurality of assembled, packaged semiconductor devices. The preferred method for wafer separation is a sawing technique, which is indicated in FIG. 2 by the dashed lines 110 of the paths taken by the rotating saw. Other options include laser cutting or high-pressure jets. The final semiconductor devices, generally designated 220 in FIG. 2, have chip-size configurations and favorable thermal characteristics, which is an advantage especially in products requiring components of small area, little space consumption and high power capabilities.

Another embodiment of the invention is a method for assembling semiconductor devices as depicted in the process flow block diagram of FIG. 3. After starting the assembly process at step 301, a whole semiconductor wafer with a

plurality of device units is provided in step 302. These units have an active surface protected by an overcoat, in which windows are exposing the metal contact pads. A patterned barrier metal layer is on the pad metal in the 5 windows and also on those portions of the overcoat, which surround the perimeter of the windows. On the barrier metal of each window is one metal stud, which has an outer surface suitable to form metallurgical bonds without melting. Preferred metals for the studs are copper and 10 nickel.

In step 303 of this method, a leadframe is provided, which is suitable for the whole wafer. This leadframe has a plurality of segment groups, each group suitable for one of the device units; each segment has first and second ends 15 covered by solderable metal. Preferred metal for the leadframe and the segments is nickel-plated copper.

In step 304 of the method, a predetermined amount of solder paste is placed on each of the first segment ends. Preferred pastes comprise flux and one or more of the 20 metals tin, indium, bismuth, and silver (and lead, if necessary). The leadframe is then aligned in step 305 with the wafer so that each of the paste-covered segment ends is aligned with the corresponding metal stud of the respective device unit. The leadframe is connected in step 306 to the 25 wafer by contacting the metal studs and the first segment ends and then reflowing the solder paste.

Next, in process step 307, the whole wafer is encapsulated, preferably in a molding compound, so that the device units and the first segment ends are covered, while 30 the second segment ends remain exposed. Finally in step 308 of FIG. 3, the encapsulated wafer is separated into individual device units, thereby creating a plurality of

assembled, packaged semiconductor devices. The preferred method for wafer separation is a sawing technique; other options include laser cutting or high- pressure jets. The method of FIG. 3 stops at step 309.

5        In an additional process step prior to step 307 of encapsulating, a metal sheet intended as a heat spreader is be attached to the wafer so that one sheet surface is adhered to the passive chip surface opposite the active surface, while the sheet surface opposite the adhered 10 surface remains exposed. During the singulation step, the saw (or laser, etc.) cuts through the sheet, the wafer and the leadframe in the same process step. In the finished device, the spreader can act as heat radiator or is available for connection to an external heat sink.

15       Another embodiment of the invention is a method for assembling a semiconductor device as depicted in the process flow block diagram of FIG. 4. After starting the assembly process at step 401, an individual semiconductor chip is provided in step 402. This chip has an active 20 surface protected by an overcoat, in which windows are exposing the metal contact pads. A patterned barrier metal layer is on the pad metal in the windows and also on those portions of the overcoat, which surround the perimeter of the windows. On the barrier metal of each window is one 25 metal stud, which has an outer surface suitable to form metallurgical bonds without melting. Preferred metals for the studs are copper and nickel.

30       In step 403 of this method, a leadframe is provided, which has a plurality of segments; each segment has first and second ends covered by solderable metal. Preferred metal for the segments is nickel-plated copper.

In step 404 of the method, a predetermined amount of solder paste is placed on each of the first segment ends. Preferred pastes comprise flux and one or more of the metals tin, indium, bismuth, and silver (and lead, if 5 necessary). The leadframe is then aligned in step 405 with the chip so that each of said paste-covered segment ends is aligned with the corresponding chip metal stud. The leadframe is connected in step 406 to the chip by contacting the metal studs and the first segment ends and 10 then reflowing the solder paste.

Finally, in step 407, the chip and the first segment ends are encapsulated, preferably by a molding compound, while leaving the second segment ends exposed. The method of FIG. 4 stops at step 408.

15 In an additional process step prior to step 407 of encapsulating, a heat spreader may be attached to the chip so that one heat spreader surface is adhered to the passive chip surface opposite the active surface, while the spreader surface opposite the adhered surface remains 20 exposed. The spreader can thus act as heat radiator, or is available for connection to an external heat sink.

Another embodiment of the invention uses more than one chip in the process flow of FIG. 4, with the goal of assembling and packaging a multi-chip device. For this 25 embodiment, a leadframe is provided, which is designed to hold the two or more chips in an assembly method employing flip-chip technique without bumps. The leadframe also provides the electrical interconnection between the chips.

The bump-less assembly of the present invention can 30 be most easily appreciated by highlighting the shortcomings of the known technology. As a typical example of the known technology, the schematic cross section of FIG. 5A

illustrates the detail of the metallurgical requirements for the integrated circuit contact pad 500 in order to prepare it for flip-chip assembly using solder balls. An insulator portion 501 of the active surface of a  
5 semiconductor chip is protected by a practically moisture-impermeable dielectric protective overcoat 502, usually silicon nitride or silicon oxynitride. FIG. 5A also shows an optional additional organic overcoat 508. The circuit metallization 504 may be aluminum or an aluminum alloy, or  
10 it may be copper or a copper alloy.

A patterned "under-bump" metallization 503 over the aluminum or copper metallization 504 of the circuit contact pads consists of a sequence of several layers: When the circuit metallization 504 is aluminum, the conformal layer  
15 505 adjacent to the circuit is typically a refractory metal 505, such as chromium, titanium, tungsten, molybdenum, tantalum, or alloys thereof. When the circuit metallization 504 is copper, the conformal layer 505 is typically aluminum, or copper on a carefully cleaned copper  
20 metallization. The following buffer layer 506 is typically nickel. The outermost layer 507 has to be a solderable metal, such as gold, copper, nickel, or palladium.

Finally, solder bump 509 is formed by reflowing the deposited (evaporated or plated) or attached solder alloy  
25 (typically a mixture of tin and lead, indium, or other metals). These solder bumps assume various shapes after attaching the chip to the substrate, influenced by the forces of surface tension during the reflow process.

The overall process to fabricate the contact pad  
30 depicted in FIG. 5A is expensive, since typically ten or more process steps are involved: Sputter chromium and copper (or nickel or any of a wide selection of metals

described in the literature); spin resist; bake; expose; develop; etch metal; remove resist; seed solder; evaporate or plate solder; reflow solder; flip-chip attach.

In some process flows of the known technology, a  
5 layer 508 of polymeric material (benzocyclobutene, BCB) is deposited over the silicon nitride layer 502 so that it can act as a stress-relieving buffer between the under-bump metal 503 and the solder material 509. It has been shown to be useful in reducing solder joint failures when the solder  
10 bump has to withstand thermomechanical stresses in temperature variations.

The bumped chip is then flipped so that the active chip surface, including the integrated circuit, faces the substrate or assembly board 510, consisting in its bulk of  
15 insulating material. Substrate 510 has a metal contact pad 511, typically copper, which has a solderable surface 512, commonly a gold layer. Usually, some amount of solder paste is deposited on layer 512. Solder ball 509 is brought in contact with layer 512 and reflowed. After  
20 cool-down, the solder connection may have the contours depicted in the example of FIG. 5A; the contour shape depends on the amount of solder, the reflow time-temperature detail, and the strength of the surface tension.

25 The schematic cross section of FIG. 5B illustrates an analogous gold interconnection structure for a device assembled on a substrate. An insulator portion 501 of the active surface of a semiconductor chip is protected by a practically moisture-impermeable dielectric protective  
30 overcoat 502. The circuit metallization 504 may be aluminum or an aluminum alloy, or it may be copper or a copper alloy. The patterned under-bump metallization

depicted as a single layer 503, frequently aluminum. The gold bump 520 connects to the top surface layer 512, preferably gold, of the pad metal 511, commonly copper, of substrate 510.

5       The process step of attaching gold bump 520 to the surface layer 512 of the substrate contact pad is usually performed with the aid of tin-containing solder paste in order to keep attachment time short and temperature low. The resulting fillet of the contact joint comprise gold/tin  
10      alloys which are mechanically brittle and thus put the reliability of the joint at risk.

The schematic cross section of FIG. 6 illustrates an embodiment of the invention, which eliminates the brittleness problem of the gold/tin fillet. FIG. 6 shows  
15      an insulating portion 601 of an integrated circuit or any other semiconductor device or component, which has an imbedded interconnecting metallization 604. The metallization is copper or a copper alloy in some devices; in other devices, it is made of aluminum or an aluminum  
20      alloy. The active surface 601a of insulator 601 has a protective overcoat 602, which preferably is made of practically moisture-impenetrable compounds such as one or more layers of silicon nitride, silicon oxynitride, or silicon carbide.

25      Overcoat 602 has a plurality of windows 602a, which expose the metallization 604. One or more conductive barrier layers 605 and 606 are on the metallization 604 exposed by the windows; these barrier layers are patterned so that they also cover the walls of the windows and a  
30      distance 602b of the insulator 602 surrounding the perimeter of the window. Preferred metals of the barrier layer are titanium/tungsten alloys; other choices include

titanium, tungsten, tantalum, molybdenum, chromium, vanadium, alloys thereof, stacked layers thereof, and chemical compounds of these metals. The thickness of these one or more layers of metals is in the range from about 10  
5 to 30 nm.

Attached to the outermost barrier layer of each window is a patterned metal stud 620. The preferred metal for stud 620 is copper or a copper alloy; alternatively, stud 620 is made of nickel or a nickel alloy. The  
10 preferred thickness range for stud 620 is between about 20 and 50  $\mu\text{m}$ . Stud 620 has an outer surface 620a, which provides the ability to form metallurgical bonds without melting. This ability preferably is conveyed by a deposited metal film 621, which is preferably selected from  
15 a group consisting of a layer of nickel followed by an outermost layer of gold, and a layer of nickel followed by a layer of palladium and an outermost layer of gold. Other choices include silver or platinum. The thickness of film 621 is preferably less than 15 nm.

Further shown in FIG. 6 is a portion 610 of a leadframe segment. Typically, leadframes are made of a base metal, such as copper or a copper alloy (other choices include brass, aluminum, iron-nickel alloys, and invar), fully covered with a plated layer, such as nickel, cobalt,  
25 or alloys thereof (not shown in FIG. 6). As defined herein, the starting material of the leadframe is called the "base metal", indicating the fundamental or starting metal. Consequently, the term "base metal" is not to be construed in an electrochemical sense (as in opposition to  
30 'noble metal') or in a hierarchical sense.

Base metal has preferred thickness range from 100 to 300  $\mu\text{m}$ ; thinner sheets are possible. The plated layer is

made of a bondable and solderable electronegative metal, covering the base metal and typically having a thickness between 0.2 and 1.0  $\mu\text{m}$ . Preferred metals include nickel, cobalt and alloys thereof. Nickel in particular is favored  
5 because it reduces, when placed under tin or a tin-rich solder, the propensity for tin whiskers.

The leadframe segments are typically stamped or etched from a starting sheet of metal. Each segment has first and second ends; the first end serves the connection  
10 to the chip and the second end serves the connection to externals parts.

The metallurgical connection between chip contact stud 620 (with layer 621) and leadframe segment 610 is provided by reflowable metal 630, which is preferably a  
15 solder paste comprising a mixture of flux and one or more metals tin, indium, bismuth, and silver. During the reflow process, paste metals 630 may form meniscus 630a, and also smoothen any uneven surface contour, such as the step-like contour of the patterned stud 620 shown in FIG. 6.  
20 Furthermore, in order to facilitate the soldering process, the segment ends may exhibit additional outer metal layers. For the first segment end, the additional layer is designated 611 in FIG. 6, and is preferably made of thin (for example, 10 to 50 nm) silver or palladium. For the  
25 second segment end (not shown in FIG. 6), the additional layer is preferably thin (for example, 10 to 50 nm) palladium. As a further advantage, silver and palladium (also gold, platinum and rhodium) have an affinity to molding compounds and thus promote adhesion between molding  
30 compounds and those segment areas, which are covered by one or more of these metals and are exposed to molding compound.

The schematic and simplified FIG. 7 shows the cross section of a discrete device, according to another embodiment of the invention and generally designated 700, encapsulated in molding compound. Semiconductor chip 701 has studs 702, made of copper or nickel, on its contact pads. Chip 701 is flipped and assembled with solder paste 703 on the first ends 704a of leadframe segments 704. Chip 701 and the first ends 704a of leadframe segments 704 are encapsulated, preferably by molding compound 705, so that the second ends 704b of segments 704 remain exposed. These exposed second ends 704b are thus available for the assembly of device 700 onto external parts (for instance by pressure contact, soldering technique, or otherwise).

As a result, device 700 is a leadless component flip-assembled without bumps (solder or gold). Due to the lack of bumps and protruding leads, the thickness 710 of device 700 can be made small. The preferred device thickness range is from 0.5 to 1.0 mm. Device thickness 710 can be reduced below 0.5 mm, when the chip thickness 711 is less than about 0.25 mm and the molding compound thickness 712 is less than about 0.20 mm.

As another embodiment of the invention, the schematic and simplified FIG. 8 shows the cross section of a device generally designated 800, which is encapsulated, preferably in molding compound, and also has a metallic heat spreader. Semiconductor chip 801 has studs 802, made of copper or nickel, on the contact pads on the active chip surface 801a. Chip 801 is flipped and assembled with solder paste 803 on the first ends 804a of leadframe segments 804. Chip 801 and the first ends 804a of leadframe segments 804 are encapsulated by material 805, preferably a molding compound, so that the second ends 804b

of segments 804 remain exposed. These exposed second ends 804b are thus available for the assembly of device 800 onto external parts. Attached by adhesive film 821 (preferably a silver-filled epoxy or polyimide) to the passive chip 5 surface 801b is metallic heat spreader 820. Preferably, heat spreader is made of copper or a heat-conducting copper alloy. The spreader surface 820b opposite the attached surface 820a is not covered by molding compound so that it can radiate heat freely or be connected to a heat sink, if 10 desired.

As a result, device 800 is a leadless component, flip-assembled without bumps and distinguished by excellent thermal characteristics. Due to the lack of bumps and protruding leads, the thickness 810 of device 800 can be 15 made small. The preferred device thickness range is from 0.5 to 1.0 mm. Device thickness 810 can be reduced below 0.5 mm, when chips with thickness 811 less than about 0.25 mm and heat spreaders with thickness 822 less than about 0.20 mm are used.

20 While this invention has been described in reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, 25 will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications and embodiments.